|
SMASH Tutorials
Tutorials |
Download |
|
ModelSim to SMASH™ Tutorial "Convert .do to .pat"
KEYWORDS: Mixed signal, power consumption, conversion, ModelSim, compatibility
Mixed-signal IC and SoC design often implies interaction between different EDA solutions. This interaction (or even cosimulation) requires that simulators be interfaced through “backplanes” with cumbersome assembly of netlists, or explicit declaration of interfaces.
In this context, SMASH™ provides an easy to use feature that reduces and eases the time spent to convert a ModelSim based circuit description to a SMASH™ and SCROOGE readable format. This conversion is straightforward and very useful to simulate mixed-signal designs or to analyze the power consumption of complex digital or mixed-signal chips.
|
|
|
DC Dispersion Sensitivity Analysis Tutorial
KEYWORDS: Design yield, Monte Carlo, reliability, dispersion
Sensitivity to dispersion is a new and efficient way to address circuit yield issue. For DC transfer and small signal analyses, SMASH now allows reducing time spent in dispersion analysis of circuits. From foundry data, you extract relevant parameters to introduce dispersion in component models. Indeed, threshold voltages VT, gain factor β dispersions are included in transistor models to take into account mismatch between components. SMASH then uses proprietary algorithms to evaluate local dispersion up to thousands of time faster than classic Monte Carlo analysis. Sensitivity to dispersion with SMASH is a faster method to perform circuit reliability analysis.
|
|
|
HSPICE to SMASH™ Analog Netlist Format Tutorial
KEYWORDS: SPICE, netlist compatibility, flavor, accurate, solver
SMASH is a powerful circuit simulator that provides compatibility with most SPICE flavors and SPICE-like netlist syntaxes with an accurate analog solver. You can work with your preferred netlist syntax thanks to the FLAVOR directive of SMASH and you can easily transfer netlists from Hspice to SMASH in order to benefit from unique features of SMASH.
|
|
|
PLL Jitter Tutorial
KEYWORDS: Jitter, Behavioral, Multi-level, Calibration, Noise
Evaluation of jitter in a design is a key issue difficult to address. Even if RF simulation solutions have provided some answers, all types of jitters can not be determined efficiently. SMASH provides a complete methodology combining multi-level simulation with calibration that provides a breakthrough solution for simulating properly all forms of Jitter with shortened simulation times.
High level models of different noise sources are elaborated to describe all components of a design at a behavioral level. Noise sources can then be included in the behavioral models, enabling a fast simulation of jitters. Transient or small signal noise analyses are used to calibrate a behavioral model at system level.
Illustration of this approach is given on the design of a basic PLL. The results obtained attest a reduced simulation time with a good accuracy.
|
|
|
Imbalance Locate Tutorial
KEYWORDS: Design yield, Monte Carlo, reliability, dispersion, matching
The main drawback of classic yield analysis solutions based on Monte Carlo is that they do not provide the means to diagnose the causes of yield losses.
The patented Imbalance Locate innovation consists in providing the means to reproduce the error cases and to determine the disturbing devices.
Thanks to this extension to classic Monte Carlo, SMASH provides an efficient methodology allowing designers to diagnose which devices (transistors, resistors, capacitors...) are sensitive to dispersion and matching effects and cause yield losses.
With Imbalance Locate, go beyond detecting the error cases in a circuit to find the elements at the origin of the error cases. This methodology is an efficient way to accelerate analog design while increasing the robustness of the designs.
|
|
|
Co-simulation with SystemC models
KEYWORDS: System C, behavioral, system level, VHDL
The SystemC description language is more and more frequently used to model and simulate new hardware designs at the system level. The need to integrate system level models into heterogeneous multi-level simulations is essential, thereby filling the design gap between system level design and HDL or SPICE design.
SMASHTM provides a SystemC model wrapper (C++) allowing the integration of SystemC models into a co-simulation with SMASHTM.
|
|
|
SPICE Library Encryption Tutorial
KEYWORDS: Spice library, encryption, protection
For most component library or model parameter set providers, protection of component or parameter descriptions is necessary. In order to protect proprietary parameters, sub-circuits, models, or netlists, and to distribute libraries to customers without revealing sensitive information, SMASH provides an encryption solution. Its ease of use enables designers to protect all kinds of SPICE like libraries and even complete designs.
|
|
|
Waveform Compression Tutorial
KEYWORDS: analog, mixed signal, waveform, compression, post-processing
Simulation of large analog and mixed signal systems requires lots of disk space. Observation of all signals and even sometimes only a subset of them can also take a long time to load. To face these drawbacks, SMASH offers a waveform compression algorithm which allows compression at two different levels:
1. when displaying the waveforms: all signals displayed in the waveform viewer are compressed, but the master file is preserved. Post-processing performed after simulation, such as measures, remain unchanged after compression.
2. when saving simulation data: depending on a user defined accuracy setting, only part of the calculated points are saved. This data compression is lossless as long as compression tolerances respect simulation accuracy setup, in which case all measurements will stay relevant. This functionality is quite useful for large simulations, such as parametric or statistic.
This useful functionality aims at reducing disk space occupied by large simulations or accelerating parametric and statistic analyses.
|
|
SMASH 5 |
|
Dynamic Electrical Rules Checking |
|
Laker-AMS netlisting to SMASH |
|
SmashLog |
|
Jitter Simulation |
|
|
The pdf documentation of the tutorials can be downloaded directly from this page. The tutorials are also delivered with SMASH and included in the download of SMASH Seduction, along with the support files needed to run the tutorials.
|
|
Printer-friendly version
